VHDL/Verilog Antijamming algorithm development

I'm looking for a skilled developer to code in VHDL or Verilog for an GNSS related jamming resistance project. The primary objective is to enhance resistance to interference. Key Requirements: - Expertise... (Budget: ₹75000 - ₹150000 INR, Jobs: Digital Design, Electrical Engineering, Electronics, FPGA, FPGA Development, Signal Processing, Verilog / VHDL)