Senior Design Verification Mentor

I am a junior design-verification engineer working on projects that rely heavily on UVM and SystemVerilog. The scope of my day-to-day work shifts—from setting up testbenches and drafting verification plans... (Budget: ₹600 - ₹1500 INR, Jobs: Debugging, Simulation, Software Development)