← Live feed

Verilog RTL Design for RF Processing

Budget: - / ⭐ (0)

ASIC, Digital Design, Electrical Engineering, Electronics, FPGA, Local Job, Matlab and Mathematica, Signal Processing, Verilog / VHDL

I'm looking for expertise in Verilog RTL design for processing RF or communication signals. The design will be implemented on either FPGA or ASIC, and I'm open to assistance in choosing the appropriate target hardware... (Budget: min $50 USD, Jobs: ASIC, Digital Design, Electrical Engineering, Electronics, FPGA, Local Job, Matlab and Mathematica, Signal Processing, Verilog / VHDL)
Open job

AI proposal draft

Generate a short cover letter to copy into the offer. Says you are interested and ready to work.

Sign in to generate an AI proposal draft.

Log in