← Zákazky

Verilog RTL Design for RF Processing

Rozpočet: - / ⭐ (0)

ASIC, Digital Design, Electrical Engineering, Electronics, FPGA, Local Job, Matlab and Mathematica, Signal Processing, Verilog / VHDL

I'm looking for expertise in Verilog RTL design for processing RF or communication signals. The design will be implemented on either FPGA or ASIC, and I'm open to assistance in choosing the appropriate target hardware... (Budget: min $50 USD, Jobs: ASIC, Digital Design, Electrical Engineering, Electronics, FPGA, Local Job, Matlab and Mathematica, Signal Processing, Verilog / VHDL)
Otvoriť na Upwork

AI proposal draft

Generate a short cover letter for this job. Edit before sending.

Sign in to generate an AI proposal draft.

Prihlásiť